Abstract-A multilayered integrated circuit (IC) package structure is composed of many signal layers, power layers, and ground layers. Particularly, the whole planes are assigned for the power and ground of the system. Accordingly, the generic circuit representation of such a complicated multilayer IC package becomes too complicated to efficiently evaluate its electrical performance. In this work, a novel compact package circuit model for the efficient simulation and analysis of such complicated IC packages is presented. Unlike the conventional models, current distributions within the package are modeled by introducing a compact partial plane circuit model. Thus, the proposed package model is much simpler than the conventional generic circuit models, while its accuracy is preserved. Thereby, today's complicated IC packages can be efficiently evaluated and analyzed. Its accuracy and efficiency are verified by benchmarking it with a conventional generic package circuit model; this conventional model may not be practical to use for package evaluation and analysis. It is then shown that the proposed model can be efficiently applied for the signal integrity verification of complicated IC packages and high-performance VLSI circuits.
I. INTRODUCTION

I
T HAS been reported that the next generation VLSI circuits will integrate more than several hundred of million transistors in a single chip and they will switch in a very short time, tens of picoseconds, which means several tens of GHz frequency bandwidth [1] . Further, since the circuits will operate in much lower switching levels [2] - [7] , such integrated circuits will require a much tighter design margin in both the circuit timing and noise. It is apparent that the signal integrity problem of such high-performance VLSI circuits will become the most crucial design issue. Particularly, the circuit performance degradation due to package parasitics such as a simultaneous switching noise (SSN) will become one of the critical factors concerned with the circuit performance [8] - [19] . Therefore, signal integrity degra- dation due to a package has to be carefully examined, expecially considering transmission line effects. Today's high performance integrated circuit (IC) packages require several hundred input/output (I/O) pins with multiple metal layers as schematically shown in Fig. 1 [7] . In order to stabilize the reference potentials (i.e., the potentials of power lines and ground lines) during the circuit switching, more than 30% of the total package I/O pins are reserved for the ground and power pins [20] - [22] . Moreover, a whole plane contacted with many power or ground pins is assigned for the power distribution or current return paths [23] - [25] . Such a structure will be more common in the next generation IC packages. In order to accurately evaluate such complicated IC packages, all the package pins as well as the entire ground (or power) plane should be included in a package circuit model. To date, many package models have been developed for electrical characterization and performance analysis [8] , [9] , [12] , [16] , [17] . However, the models were greatly simplified to be utilized for today's complicated IC packages.
Recently, Lee et al. [23] and Low et al. [24] modeled the ground and power layers of the IC package as an equivalent circuit composed of many grid-type RLC cells in order to reflect the transmission line characteristics of the ground and power planes. Although the generic grid-type circuit models are accurate enough to characterize the electrical characteristics of such packages, they are too intricate to evaluate and analyze the IC package performance in a short simulation session. Furthermore, it may not be practical to combine the complicated generic package model with the semiconductor circuit model since the circuit size is large enough to be difficult for the simulator to handle. Nonetheless, it is necessary to integrate the complicated package model with the silicon die circuit model. A package model alone makes little sense since circuit performance is closely correlated with IC I/O. This is seen in today's mixed signal ICs or system-on-a-chip (SoC) circuits. In such circuits, the noises due to the package including the silicon substrate coupling may have a critical effect on sensitive subcircuit performance. Therefore, the industry needs new compact as well as accurate circuit models for today's complicated IC packages.
In this work, a novel compact IC package model is presented and its accuracy is verified. Then, the package performance is evaluated and shown by using the circuit model. The proposed technique can provide the efficient simulation and analysis of complicated IC packages because only a portion of the ground and power planes is modeled (with a transmission line circuit model) rather than the entire ground plane and power plane. The paper is organized as follows. First, the electrical characteristics of the IC package are modeled by using a distributed circuit to represent a partial plane. Then, the accuracy of the proposed partial-plane-based package circuit model is verified by comparing it with a generic entire-plane-based circuit model. Next, the package performances for both I/O driver switching and core logic gate switching are examined by using the proposed compact package circuit model. Then, the paper summary is represented.
II. PARTIAL PLANE MODEL
Package can be generically modeled as an RLC distributed circuit as shown in Fig. 2 . The meshed circuit model is an approximation of a solid ground (or power) plane for SPICE-like circuit simulation that takes the high-frequency effects into account. If the partitioning of the mesh is small enough (i.e., approximately 20 times less than the wavelength of the operating frequency), the ground or power plane is accurately represented by the meshed circuit model. This was experimentally verified in [23] . The parallel plates composed of power and ground planes act as a decoupling capacitance which is commonly used to reduce the SSN. When the internal gate capacitances or external chip capacitances are charged up or discharged, many current loops are formed in the ground/power plane. The current paths due to the switching are schematically shown in Fig. 3 . For example, when an external capacitance is discharged, currents injected into a package ground plane from a silicon die are scattered all over the ground plane and then they will go out through the package I/O (input/output) pins to the outside system ground [see Fig. 3(a) ]. Similarly, currents are drained inside the silicon die through the package I/O pins connected with the power plane from the outside system power [see Fig. 3(b) ]. Although the current distribution in the planes can be modeled well by employing a network composed of many RLC-grid-type cells as shown in Fig. 2 , it is very cost-inefficient to evaluate the package performance with such a large network by using a general-purpose circuit simulator (i.e., SPICE) because of the huge amount of a computation time. Furthermore, since a myriad of transistor circuits must be integrated with the package model for circuit performance evaluation, such a grid-type package circuit model for the full plane is too large to be simulated with the SPICE. Thus, the package network should be simplified to be a tractable size, preserving its accuracy. In this section, introducing a partial plane equivalent-circuit model as shown in Fig. 4 , a complicated IC package is simplified. The partial plane model is a compact equivalent circuit corresponding to the generic entire plane circuit model.
The currents injected from the silicon die to the package ground plane will flow out through the ground pins scattered all over the plane. Some of the ground pins are inside a designated partial plane and the other ground pins are outside the designated partial plane. Since the currents injected from the silicon die to the package ground plane can be characterized according to their attributes, they are classified first. The one group of the currents is the current that goes out through the ground pins inside the designated -th partial plane although it is injected into arbitrary partial planes from the die. The other group of the currents is the current that goes out through the ground pins outside the designated -th partial plane although it is injected into arbitrary partial planes from the die. In order to represent them in more mathematical manner, the current components can be represented by using a subscript which indicates the partial plane index. That is, the is a current portion which flows out through the ground pins within the designated -th reference plane while a current from a silicon die is injected into the -th partial plane. Thus, the total current injected from the die to the ground plane can be formulated by (1) where the is the numbers of the partial planes within the entire ground plane. Thus, the and can be also mathematically formulated by
Note that the expression (2) means all the currents that flow out through the ground pins in the designated -th partial plane wherever the currents are injected from a die. In contrast, the second term of (2) means all the currents that flow out through the ground pins in the designated -th partial plane due to the partial planes except for the -th designated partial plane. For the purpose of a partial plane model, the second term is defined by (4) Similarly, although the current is injected into the designated -th reference plane from the silicon die, the currents going out through the ground pins of other partial planes can be presented by (5) In reality, the magnitudes of and depend on many parameters such as the number of switching gates, the gate sizes, and package pins. The current variations due to and of the equivalent circuit can be well adjusted by employing the effective inductance in the boundary of the partial plane. In practical circuits, not only do I/O drivers drive an external chip, but also many internal core logic gates may switch as shown in Fig. 5 . Such a package system can be represented with an equivalent circuit model as shown in Fig. 6 . Note, the amounts of and are modeled as an effective inductance in the boundary of the partial plane of the model. The effective boundary inductance can be readily determined by simulating both the partial-and full-plane model. That is, assuming an arbitrary switching condition, the effective boundary inductance value can be readily tuned by using a trial-error method. For example, considering a package as shown in Fig. 7 , the area of the power/ground plane of the package is 27.75
and spacing between the power plane and ground plane is 180
. The dielectric constant between the layers is 10.
The ground and power plane is divided into 8 partial planes, respectively. In real package, even if there are some clearance areas for signal lines, their effect is neglected since they have no significant effect on the package performance. All the circuit model parameters can be readily extracted by using a similar technique as described in [23] . An arbitrary switching condition is assumed as follows. The number of switching gate, , the . Then, assuming an initial value of the effective boundary inductance (e.g., ), the effective boundary inductance value can be readily tuned by matching the partial-plane-based peak SSN with that of the full plane model. In this example, the effective boundary inductance, and are approximately determined by 1.85 nH. In most practical cases, two or three iterations using a partial plane model simulation are enough to determine the approximate value of the effective boundary inductance. Thus, this inductance can be readily determined.
The accuracy of the proposed partial plane model is investigated using the same package as described above. Switching conditions for the test are summarized in Table I . First, in the simplest case (i.e., case 1) which has only one ground wire connection between die and package, the full plane and partial plane models are compared in Fig. 8 . The peak SSN of the partial plane model has an excellent agreement with that of the full plane model. The full plane and partial plane models are compared in more complicated cases which have more ground wire connections (case 2, case 3, case 4) between the die and package plane in Figs. 9-11. Even in these cases, the partialplane-model-based simulations show excellent agreements with those of the full-plane-plane-based model.
In more general, when the currents are discharging through the ground pins in many partial planes, the SSN can be readily determined by algebraic summation of SSN due to each partial plane. These cases (case 5, case 6, and case 7) are examined in Fig. 12 . The partial-plane-model-based simulations show excellent agreements with those of the full-plane-based model for various switching conditions. However, there was a remarkable difference between the partial plane model and full-plane model in their computation time. A simulation time of the partial-plane-based model for the test package takes only about 5 min, while that of the full-plane-based model takes more than an hour. Thus, with the proposed partial plane model, signal integrity verification of complicated packages can be accurately as well as efficiently performed. This will be discussed in ensuing sections in more detail.
III. PACKAGE SSN DUE TO I/O DRIVER SWITCHING
Simultaneous switching noise is a primary noise source from IC packages. Since it has a disastrous effect on most of the circuits, the SSN should be carefully examined in the early stage of a circuit design. Many closed-form models of SSN based on a simple package structure [8] , [9] , [12] , [16] , [17] cannot be directly employed for the analysis of complicated multilayer IC packages. Further, the closed form models assume the peak value of a discharging current occurs near the gate rise time,
. This assumption can be reasonable for I/O driver switching which drives a large external chip capacitance. However, it may not be true in core on-chip logic gate switching since the core gate capacitance is not large. If peak discharging current occurs near (as in most of the I/O driver switching), the package SSN mechanism can be modeled with compact equations. Otherwise, as in core logic gate switching, the SSN mechanism is difficult to model analytically since the return current changes instantaneously during input signal transients. Thus, the I/O driver switching and core logic gate switching should be separately investigated. In this section, the SSN due to the package I/O driver switching is examined by using the proposed partial plane model. The core logic gate switching will be discussed in next section.
Since a discharging current is not a constant current but a transistor-size-dependent variable current, the die current is defined as ; that defines the total die currents that are initially injected into the i-th partial plane from the die. The partial plane structure of Fig. 13 can be equivalently represented as a circuit model as shown in Fig. 14 . The die ground potential variation due to a gate switching can be formulated from Fig. 14(a) as (6) where , , and are the effective bond-wire inductance, the effective partial plane inductance, and the effective external ground path inductance, respectively. The is the number of the die ground pads connected with the partial ground plane and is an average gate current. Thus, , where the subscripts (i.e., ) indicates the corresponding partial plane. Now rearranging (6) (7) where (8) (9) (a) (b) Fig. 11 . Simultaneous switching noise for the case 4 which is described in Table I where is the number of the ground pins in the partial plane and is the number of the effective boundary inductances. The is the effective path inductance corresponding to the current path of the -th pin in the plane and the is the effective path inductance corresponding to the -th boundary. The effective inductance of the partial ground plane can be determined by simulating the partial plane by using the sinusoidal current as shown in Fig. 15 . That is, the branch currents and the node voltage of Fig. 15 can be readily determined by performing a SPICE simulation, followed by the branch impedances (i.e., inductances). Then, the complicated package circuit model of Fig. 14(a) can be represented with a simple circuit as shown in Fig. 14(b) . Thereby, simultaneous switching noise can be readily estimated by using a closed form of an SSN model. An SSN due to I/O driver switching (i.e., CMOS inverter) as in Fig. 12 . Simultaneous switching noise for the case 5, case 6, and case 7 which are described in Table I . the circuit of Fig. 14(b) can be readily calculated with Eo's SSN model [12] (10) where is the number of simultaneous switching gates and is a device trans-conductance parameter. The is an empirical parameter dependent upon the semiconductor process technology.
can be readily determined from SPICE simulation for a simple gate once the transistor model parameters such as BSIM3 model parameters are given. In many process technologies, the value is approximately 3. Then, the SSN due to the I/O driver switching can be readily estimated with the model (10) . The package circuit model parameters for the evaluation are summarized in Table II . The SSN was investigated by varying the circuit design parameters such as switching number of gates , switching slew rate (i.e., the rising time, ), decoupling capacitance , and the number of ground pins. As shown in Fig. 16 , the partial-plane-model-based simulations for the I/O driver switching show excellent agreements with the generic full-plane-model-based simulations. Note, the model (10) also has excellent agreement with the full-plane-based simulation. Thus, the model can be usefully exploited for package analysis and design. 
IV. PACKAGE SSN DUE TO ON-CHIP CORE LOGIC GATE SWITCHING
In on-chip core logic gate switching as shown in Fig. 6 (without off-chip connection), the current discharging (charging) paths are different from that of I/O driver switching. The current return paths during the core-logic switching are composed of two major current loops [see Fig. 3(b) ], i.e., 1) self-current loop around ; 2) charging-loop of . Note, and are the equivalent NMOS capacitance of the driven logic gate and the equivalent PMOS capacitance, respectively. The SSN due to the core logic gates is pre- TABLE II  PACKAGE CIRCUIT MODEL PARAMETERS FOR THE TEST PACKAGE dominated by the second current loop since most of the positive and negative charges of the self-loop are compensated for each other. For the second current loop, modeling the MOS device as a simple resistance ( , i.e., a linearized transistor resistance model) during the input signal transient, the discharging current path can be modeled as an RLC circuit. Since the load capacitance of a core logic gate is very small, the discharging current due to its switching is dominated by the under-damped oscillation as shown in Fig. 17 [12] . The current of the under-damped RLC circuit is (11) where and . The and are an equivalent package inductance and an equivalent logic gate load capacitance, respectively. The peak value of the current occurs at the time of (12) Note, the time that sinusoidal current reaches the instantaneous peak value is a strong function of the load capacitance, package inductance, and effective transistor resistance. The under-damped ground path current may have more than one sinusoidal peak value during the input signal transient. That means large current slew rate variations since relatively large current varies during a very short time. This large slew rate between the peak-to-peak currents results in a large SSN (negative peak SSN) as shown in Fig. 17 . In practice, the absolute value of the negative peak SSN due to the large peak-to-peak current slew rate may be more than twice that of the cases which simply assume that the ground current has only one sinusoidal peak during the input transition time. Thus, designers must avoid such disastrous cases by controlling design parameters such as load capacitances, package inductances, or transistor size. However, these parameters may not be accurately determined owing to their nonlinear characteristics, thereby making it difficult to investigate in analytical manner.
Although SSN due to core logic gate switching cannot be analytically investigated by using a simple closed form model, the package performance due to core logic gate switching can be efficiently as well as accurately investigated with simulations using the compact partial plane circuit model. Varying the circuit design parameters such as switching number of gates , switching time , decoupling capacitance , and the number of ground pins, the SSN variations due to the core logic gate switching are examined. As shown in Fig. 18 , the partial-plane-model-based simulations for various circuit design parameters show excellent agreements with the full-plane-based simulations. Note, the SSN due to the core logic gate switching varies nonmonotonically. This can be considered to be induced by complicated slew rate variations during the switching. Nonetheless, with the partial plane circuit model, the SSN due to complicated core logic switching can be very efficiently as well as accurately estimated. Therefore, the packaged circuit performance variations due to the core logic gate switching can be estimated in the early stage of the circuit design.
V. CONCLUSION
In this work, a new compact package model which can efficiently evaluate and analyze complicated multilayer IC packages was presented. The transmission line characteristics of the ground and power planes were modeled by using grid-type RLC cells for only a part of the plane rather than the whole plane. The accuracy of the model was verified by comparing it with a conventional generic full-plane circuit model. Then, it was shown that the proposed partial plane circuit model can be very efficiently as well as accurately used for package performance evaluation of both I/O driver switching and core logic gate switching. Moreover, the package may have a dominant effect on high-speed and high-density integrated circuit performance. In this work, the complicated power and ground planes are modeled as a compact SPICE-like circuit models. Thus, the proposed circuit model can be incorporated into existing CAD tools as a MACRO package model for circuit performance evaluation and design.
